EM78P468N/EM78P468L
8-Bit Microcontroller
48 •
Product Specification (V1.5) 02.15.2007
(This specification is subject to change without further notice)
Binary Instruction Hex Mnemonic Operation
Status
Affected
0 0110 00rr rrrr 06rr RRCA R
R(n) → A(n-1),
R(0) → C, C → A(7)
C
0 0110 01rr rrrr 06rr RRC R
R(n) → R(n-1),
R(0) → C, C → R(7)
C
0 0110 10rr rrrr 06rr RLCA R
R(n) → A(n+1),
R(7) → C, C → A(0)
C
0 0110 11rr rrrr 06rr RLC R
R(n) → R(n+1),
R(7) → (C), C → (R(0)
C
0 0111 00rr rrrr 07rr SWAPA R
R(0-3) → ( A(4-7),
R(4-7) → ( A(0-3)
None
0 0111 01rr rrrr 07rr SWAP R R(0-3) → ( R(4-7) None
0 0111 10rr rrrr 07rr JZA R R+1 → A, skip if zero None
0 0111 11rr rrrr 07rr JZ R R+1 → R, skip if zero None
0 100b bbrr rrrr 0xxx BC R, b 0→ ( R(b) None
0 101b bbrr rrrr 0xxx BS R, b 1→ ( R(b) None
0 110b bbrr rrrr 0xxx JBC R, b if R(b)=0, skip None
0 111b bbrr rrrr 0xxx JBS R, b if R(b)=1, skip None
1 00kk kkkk kkkk 1kkk CALL k
PC+1 → [SP],
(Page, k) → (PC)
None
1 01kk kkkk kkkk 1kkk JMP k (Page, k) → (PC) None
1 1000 kkkk kkkk 18kk MOV A, k k → A None
1 1001 kkkk kkkk 19kk OR A, k A v k → A Z
1 1010 kkkk kkkk 1Akk AND A, k A & k → A Z
1 1011 kkkk kkkk 1Bkk XOR A, k A ⊕ k → A Z
1 1100 kkkk kkkk 1Ckk RETL k
k → A, [Top of Stack] →
PC
None
1 1101 kkkk kkkk 1Dkk SUB A, k k-A → A Z,C,DC
1 1111 kkkk kkkk 1Fkk ADD A, k k+A → A Z,C,DC
1 1110 1000 kkkk 1E8k PAGE k K->R5(6:4) None
1 1110 1001 kkkk 1E9k BANK k K->R4(7:6) None
Note:
1
This instruction is applicable to IOC50~IOF0, IOC61~IOCE1.
