Filter
Top Products
www.ti.com
2.2SRIOPins
2.3FunctionalOperation
SRIOFunctionalDescription
TheSRIOdevicepinsarehigh-speeddifferentialsignalsbasedonCurrent-ModeLogic(CML)switching
levels.Thetransmitandreceivebuffersareself-containedwithintheclockrecoveryblocks.Thereference
clockinputisnotincorporatedintotheSERDESmacro.ItusesacommonLVDSinputbufferthataligns
interfaceswithcrystaloscillatormanufacturers.NoneoftheperipheralpinsmaybeusedasGPIOpins.
Table3providesmoredetail.
Table3.PinDescription
PinNamePinSignalDescription
CountDirection
RIOTX3/RIOTX32OutputTransmitData–Differentialpoint-to-pointunidirectionalbus.Transmits
packetdatatoareceivingdevice’sRXpins.Mostsignificantbitofa4X
device.
RIOTX2/RIOTX22OutputTransmitData–Differentialpoint-to-pointunidirectionalbus.Transmits
packetdatatoareceivingdevice’sRXpins.
RIOTX1/RIOTX12OutputTransmitData–Differentialpoint-to-pointunidirectionalbus.Transmits
packetdatatoareceivingdevice’sRXpins.
RIOTX0/RIOTX02OutputTransmitData–Differentialpoint-to-pointunidirectionalbus.Transmits
packetdatatoareceivingdevice’sRXpins.Bitusedfor1Xmode.
RIORX3/RIORX32InputReceiveData–Differentialpoint-to-pointunidirectionalbus.Receives
packetdataforatransmittingdevice’sTXpins.Mostsignificantbitsin
4Xmode.
RIORX2/RIORX22InputReceiveData–Differentialpoint-to-pointunidirectionalbus.Receives
packetdataforatransmittingdevice’sTXpins.
RIORX1/RIORX12InputReceiveData–Differentialpoint-to-pointunidirectionalbus.Receives
packetdataforatransmittingdevice’sTXpins.
RIORX0/RIORX02InputReceiveData–Differentialpoint-to-pointunidirectionalbus.Receives
packetdataforatransmittingdevice’sTXpins.Bitusedfor1Xmode
RIOCLK/RIOCLK2InputReferenceClockInputBufferforperipheralclockrecoverycircuitry.
2.3.1BlockDiagram
Figure8showsaconceptualblockdiagramoftheSRIOperipheral.Theload/storeunit(LSU)controlsthe
transmissionofDirectI/Opackets,andthememoryaccessunit(MAU)controlsthereceptionofDirectI/O
packets.TheLSUalsocontrolsthetransmissionofmaintenancepackets.Messagepacketsare
transmittedbytheTXUandreceivedbytheRXU.ThesefourunitsusetheinternalDMAtocommunicate
withinternalmemory,andtheyusebuffersandreceive/transmitportstocommunicatewithexternal
devices.Serializer/deserializer(SERDES)macrossupporttheportsbyperformingtheparallel-to-serial
codingfortransmissionandserial-to-paralleldecodingforreception.
24SerialRapidIO(SRIO)SPRU976–March2006
SubmitDocumentationFeedback