Texas Instruments TMS320C645X Musical Instrument Amplifier User Manual


 
www.ti.com
4InterruptConditions
4.1CPUInterrupts
4.2GeneralDescription
acklD rsv prio tt 1010 destID sourcelD Reserved srcTID
Reserved Doorbell Reg # rsv
Doorbell bit
CRC
PHYLOGTRALOGTRAPHY
5 3 2 2 4 8 8 8 8
9 2
1
4
16
1632
16
4
2
10
info (msb)
8
info (lsb)
8
InterruptConditions
ThissectiondefinestheCPUinterruptcapabilitiesandrequirementsoftheperipheral.
ThefollowinginterruptsaresupportedbytheRIOperipheral.
ErrorStatus:Eventindicatingthatarun-timeerrorwasreached.TheCPUshouldreset/resynchronize
theperipheral.
CriticalError:Eventindicatingthatacriticalerrorstatewasreached.TheCPUshouldresetthe
system.
CPUservicing:EventindicatingthattheCPUshouldservicetheperipheral.
TheRIOperipheraliscapableofgeneratingvarioustypesofCPUinterrupts.Theinterruptsservetwo
generalpurposes:errorindicationandservicingrequests.
SinceRapidIOisapacketorientedinterface,theperipheralmustrecognizeandrespondtoinbound
signalsfromtheserialinterface.TherearenoGPIOorexternalpinsusedtoindicateaninterruptrequest.
Thus,theinterruptrequestsaresignaledeitherbyanexternalRapidIOdevicethroughthepacket
protocolsdiscussedasfollows,oraregeneratedinternallybytheRIOperipheral.
CPUservicinginterruptslagbehindthecorrespondingdata,whichwasgenerallytransferredfroman
externalprocessingelementintolocalL2memory.ThistransfercanuseamessagingordirectI/O
protocol.Whenthesingleormulti-packetdatatransferiscomplete,theexternalPE,ortheperipheral
itself,mustnotifythelocalprocessorthatthedataisavailableforprocessing.Toavoiderroneousdata
beingprocessedbythelocalCPU,thedatatransfermustcompletethroughtheDMAbeforetheCPU
interruptisserviced.Thisconditioncouldoccursincethedataandinterruptqueuesareindependentof
eachother,andDMAtransferscanstall.Toavoidthiscondition,alldatatransfersfromtheperipheral
throughtheDMAusewrite-with-responseDMAbuscommands,allowingtheperipheraltoalwaysbe
awarethatoutstandingtransfershavecompleted.InterruptsaregeneratedonlyafterallDMAbus
responsesarereceived.SinceallRapidIOpacketsarehandledsequentially,andsubmittedonthesame
DMApriorityqueue,theperipheralmustkeeptrackofthenumberofDMArequestssubmittedandthe
numberofresponsesreceived.Thus,asimplecounterwithintheperipheralensuresthatdatapackets
havearrivedinmemorybeforesubmittinganinterrupt.
ThesendingdeviceinitiatestheinterruptbyusingtheRapidIOdefinedDOORBELLmessage.The
DOORBELLpacketformatisshowninFigure42.TheDOORBELLfunctionalityisuser-defined.This
packettypeiscommonlyusedtoinitiateCPUinterrupts.ADOORBELLpacketisnotassociatedwitha
particulardatapacketthatwaspreviouslytransferred,sotheINFOfieldofthepacketmustbeconfigured
toreflecttheDOORBELLbittobeservicedforthecorrectTIDinfotobeprocessed.
Figure42.RapidIODOORBELLPacketforInterruptUse
74SerialRapidIO(SRIO)SPRU976March2006
SubmitDocumentationFeedback