Filter
Top Products
Timing Diagrams
298
NS7520 Hardware Reference, Rev. D 03/2006
JTAG timing
Operating conditions:
jtag arm ice timing parameters
jtag arm ice timing diagram
Temperature: -15.00 (min) 110.00 (max)
Voltage: 1.60 (min) 1.40 (max)
Output load: 25.0pf
Input drive: CMOS buffer
Num Description Min Max Units
54 TCK to TDO valid 21 ns
55 TCK to TDO HighZ 21 ns
56 TDI setup to TCK rising 1 ns
57 TDI hold from TCK rising 3 ns
58 TRST* width 1 T
TCK
60 TMS setup to TCK rising 1 ns
61 TMS hold from TCK rising 3 ns
61
60
57
56
5554
5858
TCK
TDO
TDI
TRST_
TMS