ELECTRICAL DATA S3C2410A
24-22
SCLK
nSRAS
tSAD
Trp
nSCAS
DATA
ADDR/BA
nBEx
tSRD
SCKE
A10/AP
nGCSx
tSCSD
nWE
tSAD
tSCD
tSWD
'1'
tSAD
tSCSD
tSRD
'1'
'1'
'HZ'
Trc
NOTE:
Before executing auto/self refresh command, all banks must be in idle state.
Figure 24-24. SDRAM Auto Refresh Timing (Trp = 2, Trc = 4)